

Cloud First Intel's strategy to accelerate and differentiate cloud growth

Das Kamhout, Sr. Principal Engineer @dkamhout March 2018











Data Center Computing Progression



Note: Clouds do not require virtualization

The Progression Merges



Hyper-Scale Pati Cloud A



Infrastructure Solution Stack

Powers IaaS, PaaS, and SaaS

Applications & Services

Developer Environments

Self Service Portal for IaaS / PaaS



Foundation built on Xeon Scalable Platform





Integrated Accelerators



Scalable Configuration of High-Performing Cores Higher I/O and Memory Bandwidth Significant Improvement in Storage Performance Workload Optimized Frameworks & Telemetry (e.g. Caffe*, Intel® DAAL, Intel® MKL, DPDK, SNAP*, SPDK)

Advancing virtually every aspect: AI to API

1.65X

average generational gains¹

data protection performance gen over gen² 4.2X

greater VM capacity vs 4-year-old server³

65%

lower total cost of ownership vs 4-year old server⁴

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks. Configuration: Refer to Performance Benchmark Disclosure slide. Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance. *Other names and brands may be claimed as the property of others.. Configurations: see Appendix A

) |

Intel® Xeon® Scalable Processors

The Foundation for agile, secure, workload-optimized clouds



⁹

Intel's Contributions Optimize Features & Platforms



) | 10

(inte

Linux Kernel Contributions



Source: http://lwn.ne

11

ínte

Intel's Leadership in OpenStack





Foundation Board

Setting strategy

Platinum (permanent) board seat (Imad Sousou) Individual (elected) board seat (Shane Wang)

Maximum representation allowed for a single company

Working Groups

Prioritizing development

Product WG

Enterprise WG

Telco WG

App Ecosystem Development WG

Diversity WG

Technical Leadership

Code talks

Project Technical Leads (PTLs) (related to usability)

Core reviewers

Top 10 contributor

ntel











#IntelAl Artificial Intelligence



High Risk Inspection by Drones: 1 CPU Node





Chong Y., Yiqiang Z and Jiong G., "Automatic Defect Inspection Using Deep Learning for Solar Farm" Dec. 2017. https://soltware.intel.com/en-us/articles/automatic-defect-inspection-using-deep-learning-for-solar-farm "Optimization notice silde 24

Silicon Package Defect Detection: 8 cpu nodes





Training within one hour on 8 CPU nodes.



Z. Yiqiang and J. Gong, "Manufacturing package fault detection using deep learning." Aug. 2017. <u>https://software.intel.com/en-usinticles/manufacturing-package-fault-detection-using-deep-learning</u> 'obtimization notice slide 24



Scaling analysis : 32/64 CPU nodes Throughput Scaling (1 node → 32/64 nodes)



Resnet-50 Time to Train Performance

System Configuration	Network Fabric	Minibatch Size	Top-1 Accuracy	Measured TTT
64-node Intel® Xeon® Scalable Processor system Intel® Xeon® Gold 6148 Processor based *	10Gb Ethernet	Al 8192 data me Intel® Ma	easured 7519% htel® E	Distribu 703 bPUT Fe* and ng Library (Intel® MLSL)

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors for optimizations estimates and reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Performance estimates were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit: <u>http://www.intel.com/performance</u> Source: Intel measured as of February 2018.

Configuration Details: see the backup slides

Scaling Efficiency (ResNet-50): 256 CPU NODES



V. Codreanu et al, "Achieving Deep Learning Training in less than 40 Minutes" https://blog.surf.nl/en/imagenet-1k-training-on-intel-xeon-phi-in-less-than-40-minute: Intel[®] - SURFsara* Research Collaboration intel

XEOI

HARDWARE

90% scaling efficiency with up to 74% Top-1 accuracy on 256 nodes

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Performance estimates were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may make these results inapplicable to your device or system. Software and workback used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause in the low of the performance tests in the performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit. http://www.intel.com/performance. Source: Intel measured used for the performance of that products. For more complete information visit.

Time to Train: 1600 cpu nodes – UC Berkeley



Large Batch Size method with Layer-wise Scaling Layer-wise Adaptive Rate Scaling (LARS) algorithm

Technical Report by Y. You, Z. Zhang, C-J. Hsieh, J. Demmel, K. Keutzer: https://people.eecs.berkeley.edu/~youyang/publications/imagenet_minutes.pdf

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Performance estimates were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may make these results inapplicable to your device or system. Software and workloade uses in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary interview of the performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit. Interview interview Source: Intel measured or estimated as of February and source of that product when combined with other products. For more complete information visit.

Cloud Service Progression



Containers/PaaS

- Abstracts the OS
- Unit of Scale: Applications

</>

</>

. ?

Functions/FaaS

- Abstracts the Language RunTime/Execution context lifecycle
- Unit of Scale: Functions



Virtual Machines/IaaS

- Abstracts the hardware
- Unit of Scale: Operating System (OS)

Bare Metal Hardware

- Abstracts the physical hosting environment
- Unit of Scale: Hardware



SaaS

- Not a development paradigm
- User simply uses app without hosting it themselves
- Infrastructure completely opaque

Functions Functions Language RT OS OS Hardware Hosting Env.

Decreasing concern (& control) over cloud stack implementation



20

Rainer Sträter

VP of Data Center Infrastructure 1&1 Internet Group





Inside the machine room

High container density driven by Intel[®] Xeon [®] SP performance

High speed east-west traffic

Container relocation driven by Al based on telemetry

SkuDNS

Open vSwit







It's all real! Screenshots

🛞 kubernetes	Q, Search				+ CREA	TE	0
Workloads > Pods							
Jobs							
Pods	Pods						77
Replica Sets Replication Controllers	Norre \$	Node	Status C	Restarts	Age \$		
Stateful Sets	postgree-77bb866d5c-4728)	192.168.100.3	Running	0	10 hours	₽	1
scovery and Load Balancing	edis-69464b795-7dvkg	192.168.100.2	Running	0	10 hours	10	1
ngresses	gearpump-7d7bf7f5bd-65g69	192.168.100.2	Running	e	10 hours	₽	1
Services	hbase-9bc95b678-szgsn	192,168,100,3	Running	0	10 hours		1
nfig and Storage	kafka 646105954-cdpgh	192.168.100.2	Running	0	10 hours	35	1
Config Maps	🥝 nginx-5d8bc67b84797db	192,168,100.1	Running	0	10 hours		1
Persistent volume craims Secrets	S websocket-server-7464b7d5c9-pm28t	192.168.100.3	Bunning	0	10 hours		1
	🔗 backand 5646cbb3844pillj	192.168.100.2	Running	0	10 hours	P	1
attings	dashboard-76418457514(2)	192.168.100.3	Running	0	10 hours	10	:

Kubernetes UI for OISP deployment

Activities 🔲 Terminal +		N0811/11 00 V 1 V
web@iccalheatLispt.cisualFeat		wein@incat/teat.http://cianflent
File Edit View Search Terminal Help	Fig. 2	
ile Edit Options Buffers Toole Python Help	11000	albasti/vpt/zioodfest§ wsk action update login lagin.pyweb true -1
<code-block><code-block><code-block></code-block></code-block></code-block>		<pre>Add to the second second</pre>

FaaS console to submit function



Node RED IoT configuration



				<	CRITICA
a		위 및 제 100%	11:46		Big
	OVERVIEV	V	۰	PROPERTY	VALUE
	Errors 1			NAME	BIGTHOUGHT
	Warnings 1			Show Gra	iph
	Ok 💿			SURGE Y	1490 (1799 11794 (1
				100 00 00 V	138 1138 2138 X
				50	and conferences

Mobile App for Service Engineer

	h My Charte
* hat his	
land 1 land and land	Vardanay Maranasa
M Beachda	
ter stor Territor Territorio Territori Territori Territori Territorio Territorio T	Providence Providence Providence
-	terdate in the Advanta Advanta Advanta Constant Advantation (CALO). (1999)
Chine Price Market	II to the the design of the second

Service/Admin GUI



ALUES

Get Started with Intel's Cloud Solutions Today





in the hyper evolution of new apps and services

intel HW+SW investments are driving tech forward

Let's partner together to create the new normal





Notices & Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/benchmarks</u>.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <a href="http://www.intel.com/benchmarks

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may make these results inapplicable to your device or system.

Intel[®] Advanced Vector Extensions (Intel[®] AVX)* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel[®] Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at http://www.intel.com/go/turbo.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

© 2018 Intel Corporation.

Intel, the Intel logo, and Intel Xeon are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as property of others.



Configuration details 32/64-node CPU system Intel® Xeon® 6148 Gold processor with 10GB Ethernet / OPA

Benchmark Segment Benchmark type Benchmark Metric Framework Topology # of Nodes Platform Sockets

Processor

BIOS Enabled Cores Platform Slots Total Memory Memory Configuration Memory Comments SSD OS

AI/MI Training Images/Sec or Time to train in seconds Caffe Resnet-50, VGG-16, GoogleNet V3 32/64 Wolfpass (Skylake) 2S Xeon Processor code named Skylake, B0, ES2*, 24c, 2.4GHz, 145W, 2666MT/s, QL1K CPUID=0x50652 SE5C620.86B.01.00.0412.020920172159 24 cores / socket Wolfpass (Skylake) 12 192GB 12x16GB DDR4 2R, 1.2V, RDIMM, 2666MT/s Micron MTA 18ASF2G72PDZ-2G6B1 800GB Model: ATA INTEL SSDSC2BA80 (scsi) Oracle Linux Server 7.3, Linux kernel 3.10.0-514.6.2.0.1.el7.x86 64.knl1

Ethernet Configuration	Intel Corporation Ethernet Connection X722 for
	IUGBASE-I (IEV US)
	Intel Omni-Path HFT Silicon PCIe Adapter 100
Omni-Path	Series [discrete]. OFED Version 10.2.0.0.158_72.
Configurations	48 port OPA switch, with dual leaf switches per
	rack 48 nodes per rack, 24 spine switches
HT	ON
Turbo	ON
Computer Type	Server
Framework Version	Internal Caffe version
	Internal ResNet-50 topology
Topology Version	Internal VGG-16 topology
	Internal GoogleNet V3 topology
	ResNet-50 : 128 x # of node
Batch size	VGG-16 : 64 x # of node
	GoogleNet V3: 64 x # of node
	Imagenet II SVRC 2012 (Endeavor location)
Dataset, version	.IPEG resized 256x256
	aab753280e83137ba955f8f19d72cb6aaba545ef
MKI	mkimi inv 2018 0 1 20171007
	0017 0 019
MLSL	2017.2.016
Compiler	Intel compiler 2017.4.196



Configuration details of Amazon* EC2 C5.18xlarge 1/32/64/128 node systems

Benchmark Segment	AI/ML
Benchmark type	Training
Benchmark Metric	Images/Sec
Framework	Intel Caffe
Topology	Resnet-50
# of Nodes	1/32/64/128
Platform	Amazon EC2 C5.18xlarge instance
Sockets	2S
Processor	Intel® Xeon® Platinum 8124M CPU @ 3.00GHz (Skylake)
BIOS	N/A
Enabled Cores	18 cores / socket
Platform	N/A
Slots	N/A
Total Memory	144GB
Memory Configuration	N/A
SSD	EBS Optimized 200GB, Provisioned IOPS SSD
OS	Centos 7.4 (HVM)

Network Configurations	Amazon Elastic Network Adapter (ENA) 25 Gbps of aggregate network bandwidth Installed Enhanced Networking with ENA on Centos Placed the all instances in the same placement group
нт	ON
Furbo	ON
Computer Type	Server
ramework Version	Intel Caffe version 1.0.6
	Intel Caffe ResNet-50 and GoogleNet V3 internal
	version available from
l opology version	https://github.com/intel/caffe/tree/master/models/intel optimized models
	GoogleNet V3 : 64 x # of node
Salch Size	ResNet-50 : 128 x # of node
Dataset, version	Imagenet, ILSVRC 2012, JPEG resized 256x256
MKLDNN	c7ed32772affaf1d9951e2a93d986d22a8d14b88
VIKI.	mklml Inx 2018.0.20170908
	ecc6db2a133bab3894993baac54a01334c12b95a
MLSL	with internal patch
Compilor	gcc/g++: 4.8.5
Somplier	Icc/icpc: 17.0.5



Backup

Ceph Community



2018 Focus areas

- NFVi optimizations for hyperconverged Ceph
 - Containerized control plane for Ceph (ongoing)
- DPDK/SPDK-based Ceph OSD Support AT&T to deploy Ceph multi-OSD in OpenStack Helm
- Rack Scale Design

Community Advisory Board

- Red Hat (chair)
- Intel (Anjaneya Chagam)
- Canonical
- CERN
- Cisco
- Fujitsu
- 42on
- SUSE
- SanDisk

† Intel in Top 5 for the latest Luminous release References: https://metrics.ceph.com

Technical Leadership and Contributions

Upstreamed Features and Enhancements

- Intel Storage Acceleration Library (ISA-L) Integration
- Storage Performance Development Kit (SPDK) Integration for NVMe drivers
- BlueStore as new ObjectStore and RocksDB enhancements
- Cache Tiering
- CeTune tool

Available for Ceph but not upstream... yet

- Quick Assist Technology (QAT) Integration for Ceph Encryption and Compression
- Ceph Performance Tracing and Profiling
- Remote Direct Memory Access (RDMA) Enabling
- Persistent client-side cache

33